

## REVOCATION OF POWER OF CONTROL OF ATTORNEY WITH NEW POWER OF ATTORNEY AND CHANGE OF CORRESPONDENCE ADDRESS

10/782,386	
February 18, 2004	
Peters, Michael	
Unassigned	
Unassigned	
022193-042810US	
	February 18, 2004 Peters, Michael Unassigned Unassigned

I hereby revoke all previous powers of attorney given in the above-identified application:					
A Power of Attorney is subm	A Power of Attorney is submitted herewith.				
OR			<del></del>		
☑ I hereby appoint the practitio	ners associated with the Cu	stomer Nu	umber:		20350
Please change the corre	espondence address for the	above-ide	entified appl	lication	n to:
The address as Customer Numb		0			
OR					
☐ Firm <i>or</i> Individual Name	·				
Address					
Address					
City		State		ZIP	
Country	·				
Telephone		Fax			
I am the:  ☐ Applicant/Inventor.  ☐ Assignee of record of the entire interest. See 37 CFR 3.71.					
Statement under 37 CFR 3.73(b) is enclosed. (Form PTOISBI96)  SIGNATURE of Applicant or Assignee of Record					
Name Julia	Ceffalo				
Signature Signature					
Date IAM and Sport Telephone					
NOTE: Signatures of all the inventors or assignees of record of the entire interest or their representative(s) are required. Submit multiple forms if more than one signature is required, see below.  Total of forms are submitted.					

60212432 v1





PTO/SB/96 (08-03)

Attorney Docket No. 022193-042810US

STATEMENT UNDER 37 CFR 3.73(b)					
Applicant/Patent Owner: Michael Peters					
Application No./Patent No.: 10/782,386 Filed/issue Date: February 18, 2004					
Entitled: METHOD AND CIRCUIT FOR INCREASING THE MEMORY ACCESS SPEED OF AN ENHA	ANCED				
Purple Mountain Server LLC a Delaware corporation					
(Name of Assignee) (Type of Assignee, e.g., corporation, partnership, university, government ager	rcy, etc.)				
states that it is:					
1. 🔀 the assignee of the entire right, title, and interest; or					
2. an assignee of less than the entire right, title and interest.  The extent (by, percentage) of its ownership interest is%					
in the patent application/patent identified above by virtue of either:					
A.  An assignment from the Inventor(s) of the palent application/patent identified above. The assignment was recorded in the United States Patent and Trademark Office at Reel, Frame, or for which a copthereof is attached.	y .				
OR					
B. A chain of title from the inventor(s), of the patent application/patent identified above, to the current assigned shown below:	as .				
1. From: Michael Peters To :Enhanced Memory Systems, Inc.	_				
The document was recorded in the United States Patent and Trademark Office at Reel <u>011857</u> , Frame <u>0268</u> , or for which a copy thereof is attached.					
From: Enhanced Memory Systems, Inc.     To: Purple Mountain Server LLC     The document was recorded in the United States Patent and Trademark Office at Reel, Frame, or for which a copy thereof is attached.					
3, From: To :					
The document was recorded in the United States Patent and Trademark Office at	,				
Reel, Frame, or for which a copy thereof is attached.					
☐ Additional documents in the chain of title are listed on a supplemental sheet.					
□ Copies of assignments or other documents in the chain of title are attached.     □ [NOTE: A separate copy (i.e., the original assignment document or a true copy of the original document) must be submitted to Assignment Division in accordance with 37 CFR Part 3, if the assignment is to be recorded in the records of the USPTO. See MPEP 302.8]					
The undersigned (whose title is supplied below) is authorized to act on behalf of the assignee.					
19Man 2004 Julia Ceffalo					
Date Typed or printed name					
DY11112					
Tejephone number					
Authorized Person	Ì				
Title					

## ASSIGNMENT OF PATENT RIGHTS

For good and valuable consideration, the receipt of which is hereby acknowledged, Ramtron International Corporation and Enhanced Memory Systems, Inc., each having offices at 1850 Ramtron Drive, Colorado Springs, Colorado 80921 (together, "Assignor"), do hereby sell, assign, transfer and convey unto Purple Mountain Server LLC, a Delaware limited liability company, having an office at 171 Main Street, #271, Los Altos, California 94022 ("Assignee") or its designees, all of Assignor's right, title and interest in and to: the patent applications and patents listed below, any patents, registrations, or certificates of invention issuing on any patent applications listed below, the inventions disclosed in any of the foregoing, any and all counterpart United States, international and foreign patents, applications and certificates of invention based upon or covering any portion of the foregoing, and all reissues, re-examinations, divisionals, renewals, extensions, provisionals, continuations and continuations-in-part of any of the foregoing (collectively "Patent Rights"):

Patent or Application No.	Country	Filing Date	<u>Assignor</u>	<u>Title</u> <u>Inventor(s)</u>
Pat. 5,104,822 (RAM 317)	U.S.	07/30/1990	RAM	Method For Creating Self-Aligned, Non-Patterned Contact Areas And Stacked Capacitors Using The Method Butler
Pat. 5,162,890 (RAM 317 DIV)	U.S.	04/05/1991	RAM	Stacked Capacitor Wifh Sidewall Insulation Butler
Pat. 2673615 (RAM 317 JPN)	Japan	07/30/1991	RAM	Method For Creating Self-Aligned, Non-Patterned Contact Areas And Stacked Capacitors Using The Method Butler
Pat. 5,170,242 (RAM 319 CON)	U.S.	05/10/1991	RAM	Reaction Barrier For A Multilayer Structure In An Integrated Circuit Stevens, Maekawa
Pat. 2075540 (RAM 319 JPN)	Japan	07/13/1990	RAM	Reaction Barrier For A Multilayer Structure In An Integrated Circuit Stevens, Maekawa
Pat. 5,075,817 (RAM 320)	U.S.	6/22/1990	RAM	Trench Capacitor For Large Scale Integrated Memory Butler
Pat, 2089169 (RAM 320 JPN)	Japan	06/21/1991	RAM	Trench Capacitor For Large Scale Integrated Memory Butler



tors Using ure
т
Two Nitrides
· •
orporating A
g Two Nitrides
iving High ated Circuit
iving High ated Circuit
grated Circuit
grated Circuit
Continuously ant
Continuously ent
From On-Chip mory Array
n, Jones
w SRAM Cache erations
n, Jones
Registers
n, Jones



	<del>r</del>	1		
Pat. 5,887,272	U.S.	07/03/1997	EMS	Enhanced Dram With Embedded Registers
(RAM 343 DIV)				Mobley, Sartore, Carrigan, Jones
Pat. 6,347,357	U.S.	10/30/1998	EMS	Enhanced Drain With Embedded Registers
(RAM 343 DIV/CON)				Mobley, Sartore, Carrigan, Jones
App. 09/962,287	U.S.	09/24/2001	EMS	Enhanced Dram With Embedded Registers
(RAM 343 DIV/CN2)				Mobley, Sartore, Carrigan, Jones
Pat. 2851503 (RAM 343 JPN)	Japan	01/21/1993	EMS	EDRAM Having A Dynamically-Sized Cache Memory And Associated Method
			•	Mobley, Sartore, Carrigan, Jones
Pat. 5,566,318 (RAM 381)	U.S.	08/02/1994	RAM	Circuit With A Single Address Register That Augments A Memory Controller By Enabling Cache Reads And Page-Mode Writes
			,	Joseph
Pat. 5,835,442 (RAM 393)	<b>U.\$.</b>	03/22/1996	EMS	EDRAM With Integrated Generation And Control Of Write Enable And Column Latch Signals And Method For Making Same
				Joseph, D.N. Heisler, D.J. Heisler
Pat. 5,991,851 (RAM 417)	U.S.	05/02/1997	EMS	Enhanced Signal Processing Random Access Memory Device Utilizing A Dram Memory Array Integrated With An Associated SRAM Cache And Internal Refresh Control
				Alwais, Mobley
Pat. 5,901,100 (RAM 418)	U,S.	04/01/1997	RAM	First-In, First-Out Integrated Circuit Memory Device Utilizing A Dynamic Random Access Memory Array For Data Storage Implemented In Conjunction With An Associated Static Random Access Memory Cache
_			·	Taylor
Pat. 6,072,741 (RAM 418 CIP)	U.S.	03/11/1999	RAM	First-In, First-Out Integrated Circuit Memory Device Utilizing A Dynamic Random Access Memory Array For Data Storage Implemented In Conjunction With An Associated Static Random Access Memory Cache
				Taylor -
Pat. 6,172,927 (RAM 418 CIP2)	, U.S.	03/24/2000	RAM	First-In, First-Out Integrated Circuit Memory Device Incorporating A Retransmit Function Taylor
		1	<del></del>	<u> </u>



Pat. 6,141,281 (RAM 429)	U.S.	04/29/1998	EMS	Technique For Reducing Element Disable Fuse Pitch Requirements In An Integrated Circuit Device Incorporating Replaceable Circuit Elements Mobley, Ash
Pat. 6,055,192 (RAM 430)	U.S.	09/03/1998	EMS	Dynamic Random Access Memory Word Line Boost Technique Employing A Boost-On-Writes Policy
				Mobley
Pat. 6,064,620	U.S.	07/08/1998	EMS	Multi-Array Memory Device, And Associated Method, Having Shared Decoder Circuitry
(RAM 432)	·			Mobley
Pat. 6,278,646	U.S.	03/23/2000	EMS	Multi-Array Memory Device And Associated Method Having Shared Decoder Circuitry
(RAM 432 CIP)				Mobley
Pat. 5,963,481	U.S.	06/30/1998	EMS	Embedded Enhanced DRAM And Associated Method
(RAM 447)				Alwais, Peters
App. 99302956.0	Europe	04/16/1999	EMS	Embedded Enhanced DRAM And Associated Method
(RAM 447 EPO)				Alwais, Peters
Pat. 6,249,840	U.S.	10/23/1998	EMS	Multi-Bank Esdram With Cross-Coupled SRAM Cache Registers
(RAM 448)				Peters
Pat. 6,330,636	U.S.	01/25/1999	EMS	Double Data Rate Synchronous Dynamic Random Access Memory Device Incorporating A Static
(RAM 450)		•		RAM Cache Per Memory Bank Bondurant, Peters, Mobley
Pat. 6,151,236	U.S.	02/29/2000	EMS	Enhanced Bus Turnaround Integrated Circuit Dynamic Random Access Memory Device
(RAM 460)		v'		Bondurant, Fisch, Grieshaber, Mobley, Peters
Pat. 6,301,183	U.S.	07/27/2000	EMS	Enhanced Bus Turnaround Integrated Circuit Dynamic Random Access Memory Device
(RAM 460 CON)				Bondurant, Fisch, Grieshaber, Mobley, Peters
'App. 2001-052888	Japan	02/27/2001	EMS	Enhanced Bus Turnaround Integrated Circuit Dynamic Random Access Memory Device
(RAM 460 JPN)				Bondurant, Fisch, Grieshaber, Mobley, Peters



Pat. 6,392,441 (RAM 461)	U.S.	06/13/2000	EMS	Fast Response Circuit  Moscaluk
Pat. 6,373,751 (RAM 463)	U.S.	05/15/2000	EMS	Packet-Based Integrated Circuit Dynamic Random Access Memory Device Incorporating An On-Chip Row Register Cache To Reduce Data Access Latencies Bondurant
Pat. 6,549,472 (RAM 463 CON)	U.S.	02/21/2002	EMS	Packet-Based Integrated Circuit Dynamic Randon Access Memory Device Incorporating An On-Chi Row Register Cache To Reduce Data Access Latencies
				Bondurant
Pat. 6,646,928 (RAM 463 DIV)	U.S.	01/16/2003	EMS	Packet-Based Integrated Circuit Dynamic Randon Access Memory Device Incorporating An On-Chi Row Register Cache To Reduce Data Access Latencies
				Bondurant
Pat. 6,501,698 (RAM 464)	U.S.	11/01/2000	EMS	Structure And Method For Hiding DRAM Cycle Time Behind A Burst Access
C-ann to ty				Mobley
App. 09/828,283 (RAM 465)	U.S.	04/05/2001	EMS	Method For Hiding A Refresh In A Pseudo-Station Memory
(				Mobley
Pat. 6,538,928 (RAM 468)	U.S.	10/11/2000	EMS.	Method For Reducing The Width Of A Global Data Bus In A Memory Architecture
		·		Mobley
App. 09/828,488 (RAM 487)	U.S.	04/05/2001	EMS	Method And Circuit For Increasing The Memory Access Speed Of An Enhanced Synchronous SDRAM
		ļ		Peters
App. 10/782,386 (RAM 487 CON)	U.S.	02/18/2004	EMS	Method And Circuit For Increasing The Memory Access Speed Of An Enhanced Synchronous SDRAM
				Peters
App. 10/178,072 (RAM 491)	, U.S.	06/20/2002	RAM	Method And Circuit For Increasing The Memory Access Speed Of An Enhanced Synchronous SDRAM
	1			Mobley, Peters, Schuette



Pat. 5,787,457	U.S.	10/18/1996	EMS	Cached Synchronous DRAM Architecture Allowing Concurrent DRAM Operations Miller, Rogers, Tomashot, Bondurant, Jones, Jr., Mobley
Pat. 6,289,413	U.S.	10/15/1999	EMS	Cached Synchronous DRAM Architecture Having A Mode Register Programmable Cache Policy Rogers, Tomashot, Bondurant, Jones, Jr., Mobley

Subject to the exceptions described on Exhibit C to the Patent Purchase Agreement by and between the parties dated as of April 13, 2004, Assignor represents, warrants and covenants that: (i) it is the sole owner, assignee and holder of record title to the Patent Rights identified above, (ii) it has obtained and submitted for recordation previously executed assignments for all patent applications and patents identified above as necessary to fully perfect its rights and title therein in accordance with governing law and regulations in each respective jurisdiction, and (iii) it has full power and authority to make the present assignment.

Assignor further agrees to and hereby does sell, assign, transfer and convey unto Assignee all of its rights: (i) in and to causes of action and enforcement rights for the Patent Rights including all rights to pursue damages, injunctive relief and other remedies for past and future infringement of the Patent Rights, and (ii) to apply in any or all countries of the world for patents, certificates of invention or other governmental grants for the Patent Rights, including without limitation under the Paris Convention for the Protection of Industrial Property, the International Patent Cooperation Treaty, or any other convention, treaty, agreement or understanding. Assignor also hereby authorizes the respective patent office or governmental agency in each jurisdiction to issue any and all patents or certificates of invention which may be granted upon any of the Patent Rights in the name of Assignee, as the assignee to the entire interest therein.

Assignor will, at the reasonable request of Assignee and at Assignee's sole expense do all things necessary, proper, or advisable, including without limitation the execution, acknowledgment and recordation of specific assignments, oaths, declarations and other documents on a country-by-country basis, to assist Assignee in obtaining, perfecting, sustaining, and/or enforcing the Patent Rights. Such assistance shall include providing, and obtaining from the respective inventors, prompt production of pertinent facts and documents, giving of testimony, execution of petitions, oaths, powers of attorney, specifications, declarations or other papers and other assistance reasonably necessary for filing patent applications, complying with any duty of disclosure, and conducting prosecution, reexamination, reissue, interference or other priority proceedings, opposition proceedings, cancellation proceedings, public use proceedings, infringement or other court actions and the like with respect to the Patent Rights.

The terms and conditions of this Assignment shall inure to the benefit of Assignee, its successors, assigns and other legal representatives, and shall be binding upon Assignor, its successor, assigns and other legal representatives.



on April 13 2004.	nt Rights is executed at Nantrow
, , , , , , , , , , , , , , , , , , , ,	·-
RAMTRON INTERNATIONAL CORPORATION	N
By:	
Name: GREGIONES	
Title: PRSINENT, JECH GRP	
(Signature MUST be notarized)	•
STATE OF COLORADO )	
COUNTY OF EL PASO ) ss.	
The foregoing instrument was acknowledged before	e me on this 13 of 2004, by
Delaware corporation.  as resident	of Ramtron International Corporation, a
	$\Omega \circ \iota \circ \Omega$
	Notary Public
My commission expires: 10-30-09	·
[SEAL]	_
ENHANCEI MEMORY SYSTEMS, INC.	
By: A	
Name: GREG VINES	
Title: DIRECTOR	
(Signature MUST be notarized)	
STATE OF COLORADO )	
COUNTY OF EL PASO ) ss.	
The foregoing instrument was acknowledged before	me on this 13 of April 2004, by
Delaware corporation:  as President	of Enhanced Memory Systems, Inc., a
	Del 5. Donle
My commission expires: 10-30-09 [SEAL]	Notary Public
(Charti)	